Ron Ellickson

Learn More
Programs to compare the layout of ICs with their schematics have recently appeared. These programs have liited functionality and require large amounts of CPU time. We discuss the implementation of a fast [O(n(logn)*)] logic comparison algorithm which uses hierarchy and randomization. This algorithm handles swappable components without perfomance degradation(More)
  • 1