Roberto Pereira-Arroyo

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
In this paper, the problem of sizing MOS Current Mode Logic (MCML) circuits is addressed. The Pareto front is introduced as a useful analysis tool to explore the design space of each gate that is part of our MCML basic library. A genetic algorithm (GA) is employed to automatically detect this front in a process that efficiently finds optimal(More)
  • 1