Robert C. Zak

  • Citations Per Year
Learn More
This paper describes a testability architecture for VLSl devices which is IEEE 1149.1 compliant and includes extensions for partitionable internal scan chains. The architecture includes a fully synchronous scan cell library and an explicit synchronization barrier beween test clock synchronous logic and system clock synchronous logic. The explicit(More)
  • 1