Learn More
This paper presents a simple modification of a computing system's virtual memory hardware that can sharply reduce the number of pins required to transmit address information between a single chip processor and off-chip memory. By partitioning the virtual memory system's translation lookaside buffer (TLB) so that the virtual page numbers are stored in a(More)
This paper presents a simple modification of a computing system's virtual memory hardware that can sharply reduce the number of pins required to transmit address information between a single chip processor and off-chip memory. By partitioning the virtual memory system's translation lookaside buffer (TLB) so that the virtual page numbers are stored in a(More)
  • 1