Richard R. Spencer

Learn More
This paper presents simulation results comparing different analog front end (AFE) architectures for Gigabit Eth-ernet 1000BASE-T receiver design. The objective is to reduce the overall power and area of the receiver by performing partial echo cancellation or equalization in the analog domain. The results indicate that using the best of these architectures(More)
—Motivated by previous comparison work, a configuration for partial response maximum likelihood detection using the Viterbi algorithm (PRML/VA) detectors with adaptive target polynomials is examined. In this configuration, a mean-quared error decision feedback equalization (MSE-DFE) is used to adapt both the forward equalizer and the target channel for the(More)