Learn More
This paper describes the Altera Stratix II™ logic and routing architecture. This architecture features a novel adaptive logic module (ALM) that is based on a 6-LUT, but can be partitioned into two smaller LUTs to efficiently implement circuits containing a range of LUT sizes that arises in conventional synthesis flows. This provides a performance(More)
This paper describes the Altera Stratix logic and routing architecture. The primary goals of the architecture were to achieve high performance and logic density. We give an overview of the entire device, and then focus on the logic and routing architecture. The Stratix logic architecture is based on a cluster of ten 4-input LUTs and its routing consists of(More)
In vitro assays offer a means of screening potential therapeutics and accelerating the drug development process. Here, we utilized neuronal cultures on planar microelectrode arrays (MEA) as a functional assay to assess the neurotoxicity of amyloid-β 1-42 (Aβ42), a biomolecule implicated in the Alzheimer׳s disease (AD). In this approach, neurons harvested(More)
Coating microelectrodes with conductive polymer is widely recognized to decrease impedance and improve performance of implantable neural devices during recording and stimulation. A concern for widespread use of this approach is shelf-life, i.e., the electrochemical stability of the coated microelectrodes prior to use. In this work, we investigated the(More)
– A wide-range transceiver was designed and fabricated in a 90-nm TSMC CMOS logic process. Each transceiver channel contains a transmitter and receiver with Clock Data Recovery (CDR) circuit. The range of operation for this transceiver is from 622 Mbps to 6.5 Gbps. Voltage offsets in the receive path degrade the performance of the transceiver by putting a(More)
  • 1