Ramsey W. Haddad

Learn More
Gate sizing consists of choosing for each n o d e o f a mapped network a gate implementation in the library so that some cost function is optimized under some constraints. It has a signicant impact on the delay, power dissipation, and area of the nal circuit. This paper compares ve gate sizing algorithms targeting discrete , non-linear, non-unimodal,(More)
Integrated circuit design has principally focused on achieving performance goals (e.g., speed) with minimal cost (e.g., area) using as little design time as possible. To help designers achieve these goals computer-aided design tools have traditionally focused on tools which improve performance, reduce area, and improve productivity. In the beginning of this(More)