Ramgopal Sekar

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
In this work, we investigate circuit techniques to reduce the power consumption of Successive Approximation Register Analog-to-Digital Converter (SAR-ADC). We developed four low-power SAR-ADC design techniques, which are: 1) Low-power SAR-ADC design with split voltage reference, 2) Charge recycling techniques for low-power SAR-ADC design, 3) Low-power(More)
  • 1