R. Tandjaja

  • Citations Per Year
Learn More
To meet the requirements of smaller devices while still maintaining high performance, it is necessary to form shallow source/drain extensions with high activation. For 65nm devices, reducing the "peak width" of spike annealing will enhance device performance. Two RTP tools were compared by 65nm device performance with different residence times (1.4s and(More)
  • 1