Priyadarshan Patra

Learn More
High performance circuit techniques such as domino logic have migrated from the microprocessor world into more mainstream ASIC designs. The problem is that domino logic comes at a heavy cost in terms of total power dissipation. For mobile and portable devices such as laptops and cellular phones, a high power dissipation is an unacceptable price to pay for(More)
— This paper presents a very efficient algorithm for performance-driven topology design for interconnects. Given a net, it first generates A-tree 1 topology using table lookup and net-breaking. Then a performance-driven post-processing heuristic not restricting to A-tree topology improves the obtained topology by considering the sink positions, required(More)
  • 1