Prathap Kumar Valsan

  • Citations Per Year
Learn More
In this paper, we show that cache partitioning does not necessarily ensure predictable cache performance in modern COTS multicore platforms that use non-blocking caches to exploit memory- level-parallelism (MLP). Through carefully designed experiments using three real COTS multicore platforms (four distinct CPU architectures) and a cycle- accurate full(More)
Commercial-Off-The-Shelf (COTS) DRAM controllers are optimized for high memory throughput, but they do not provide predictable timing among memory requests from different cores in multicore systems. Therefore, memory requests from a critical real-time task on one core can be substantially delayed by memory requests from on-real-time tasks on the other(More)
Tasks running on a Commercial Off-The-Shelf (COTS) multicore processor can suffer significant execution time variations due to inter-core interference in accessing shared hardware resources such as shared last-level cache (LLC). Page-coloring is a well-known OS technique, which can partition the LLC space among the cores, to improve isolation. In this(More)
  • Robert Leibinger, Christian Dietrich, +26 authors Andreas Polze
  • 2015
Tuesday, July 7th 2015 8:00 – 9:00 Registration 9:00 – 10:30 Keynote talk: Software Architectures for Advanced Driver Assistance Systems (ADAS) Robert Leibinger 10:30 – 11:00 Coffee Break 11:00 – 12:30 Session 1: RTOS Design Principles Back to the Roots: Implementing the RTOS as a Specialized State Machine Christian Dietrich, Martin Hoffmann, Daniel Lohmann(More)
Achieving strong real-time guarantees in multi-core platforms is challenging due to the extensive hardware resource sharing in the memory hierarchy. Modern platforms and OS’s, however, provide no means to appropriately handle memory regions that are crucial for real-time performance. In this paper, we propose a new OS-level abstraction, namely Deterministic(More)
In multicore real-time systems, cache partitioning is commonly used to achieve isolation among different cores. We show, however, that space isolation achieved by cache partitioning does not necessarily guarantee predictable cache access timing in modern COTS multicore platforms, which use non-blocking caches. We find that special hardware registers in(More)
  • 1