Pradeep Nalabalapu

  • Citations Per Year
Learn More
With ever larger FPGA devices, hardware engineers are increasingly relying on automated tools to generate complex designs. However, relatively little attention has focused on automatically generating components of the memory hierarchy. Conventional cache research (despite its extensive study) rarely offers designs that map well to FPGAs. Here we propose an(More)
  • 1