Po-Ying Chen

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
In this paper, the impact of strain engineering on device performance and reliability for fully silicide gate silicon-on-insulator CMOSFET was investigated. With characterizing device's electrical property after hot carrier (HC) and positive/negative bias instability voltage stressing, we found similar enhancement on device performance but different(More)
  • 1