Pierre-Edouard Beaucamps

Learn More
The Kalray MPPA-256 processor integrates 256 user cores and 32 system cores on a chip with 28nm CMOS technology. Each core implements a 32-bit 5-issue VLIW architecture. These cores are distributed across 16 compute clusters of 16+1 cores, and 4 quad-core I/O subsystems. Each compute cluster and I/O subsystem owns a private address space, while(More)
The ever-growing number of cores in embedded chips emphasizes more than ever the complexity inherent to parallel programming. To solve these programmability issues, there is a renewed interest in the dataflow paradigm. In this context, we present a compilation toolchain for the ΣC language, which allows the hierarchical construction of stream applications(More)
This document describes a demonstration, proposed at DASIP Demo Night session. This demonstration is running on a low-power manycore processor from Kalray, named MPPA<sup>&#x00AE;</sup> and is highlighting capabilities of this new generation chip in processing multiple applications.
  • 1