Philipus Chandra Oh

Learn More
— A method of direct input reference feed-forward compensation is proposed and discussed for all digital phase locked loop based synthesizers. The practical issues in implementing the system are addressed, and analysis of the feed-forward estimation error on the system is performed. A sample model was created and simulated. Simulation shows the effect of(More)
SUMMARY Conventional clock and data recovery (CDR) using a phase locked loop (PLL) suffers from problems such as long lock time, low frequency acquisition and harmonic locking. Consequently, a CDR system using a time to digital converter (TDC) is proposed. The CDR consists of simple arithmetic calculation and a TDC, allowing a fully digital realization. In(More)
  • 1