Philipp Schiefer

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
This paper presents a combined fault detection and discrimination strategy for CMOS logic incorporating active resource mitigation and monitoring. The approach is demonstrated for a NOR gate using a dual redundant gate design with selective mitigation and analogue or digital detection. The potential benefits of the approach are discussed with respect to(More)
  • 1