Peter Alfke

Learn More
This poster describes the implementation of a 400-MHz frequency counter in an XC4002XL FPGA. In addition to speed, other objectives were low power and efficient resource utilization. These objectives were met using a semi-synchronous design technique where pairs of flip-flops operate as synchronous state machines that are cascaded asynchronously. XC4OOOXL(More)
  • 1