Learn More
Chip multi-processors (CMP) are rapidly emerging as an important design paradigm for both high performance and embedded processors[1]. The shared on-chip cache will cause data inconsistent. This paper proposes a specification methodology that documents and specifies a cache coherence protocol in chip multi-processor. This protocol contains five states and(More)
  • 1