Paul Gatewood

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
This paper presents two novel Vedic-multiplier architectures which follow the technique of concatenation and rearrangement of partial products. These architectures exhibit their excellence in speed, area, and power. Thus resulting in energy-efficient operation and improved Energy-Area product. The first design is Ripple carry adder based partial product(More)
  • 1