Patrizia Cavalloro

Learn More
The growing complexity of devices to be designed and manufactured, and the need to reduce the time-to-market, stress the importance of sound design methodologies. In this framework formal synthesis has the advantage of increasing the quality both of the design process and of the realized devices. The problem of relating the different abstraction levels(More)
High potentialities in terms of abstraction and re-use for hw design are offered by the recently proposed innovative extensions to VHDL, implementing object-oriented techniques. In this paper we evaluate the results of modelling ATM cells in Objective VHDL, exploiting the language features in terms of abstraction and reuse. The selected modules are(More)
The test problem increasingly affects system design process, related costs and time to market. Requirements from VLSI/WSI manufacturers are for fast and reliable testability tools, with the possibility of their introduction in early phases of design. In this paper we describe the different abstraction levels at which testability analysis will be applied in(More)
Italsim is a simulation system developed to model and simulate a printed circuit board (PCB) manufacturing plant. The primary contribution of the system is its display of the efficacy of the knowledge-based approach as applied to a real-world simulation problem. The system utilises the Integrated Modeling Package (IMP), a software package developed(More)
The lack of a general methodology and notation has been identified as one of the main obstacles bedeviling system-on-chip designers. Nevertheless, there is a lot of confusion about what SLD (System Level Design) means and which SLDL (System Level Design Language) is the most appropriate. With SOC demands there has been recently high interest in system level(More)