• Publications
  • Influence
Minimizing memory utilization of real-time task sets in single and multi-processor systems-on-a-chip
TLDR
The research on real-time software systems has produced algorithms that allow to effectively schedule system resources while guaranteeing the deadlines of the application and to group tasks in a very short number of non-preemptive sets which require much less RAM memory for stack. Expand
  • 233
  • 39
  • PDF
FTT-Ethernet: a flexible real-time communication protocol that supports dynamic QoS management on Ethernet-based systems
TLDR
This paper presents the FTT-Ethernet protocol, which efficiently supports hard-real-time operation in a flexible way, seamlessly over shared or switched Ethernet. Expand
  • 162
  • 15
  • PDF
A comparison of MPCP and MSRP when sharing resources in the Janus multiple-processor on a chip platform
TLDR
The new generation of embedded systems for automotive applications can take advantage of low-cost multiprocessor system-on- a chip architectures. Expand
  • 119
  • 15
  • PDF
The FTT-ethernet protocol: merging flexibility, timeliness and efficiency
TLDR
This paper presents a new protocol, FTT-Ethernet, that is more efficient than other existing protocols to support real-time communication over Ethernet. Expand
  • 141
  • 7
Efficient EDF Implementation for Small Embedded Systems
Modern embedded systems are often required to execute under stringent real-time constraints to satisfy high performance requirements. When the available computational resources are scarce, anExpand
  • 33
  • 4
  • PDF
Automotive embedded software architecture in the multi-core age
  • Paolo Gai, M. Violante
  • Engineering, Computer Science
  • 21th IEEE European Test Symposium (ETS)
  • 23 May 2016
TLDR
Multi-core is a game changer for automotive industry, providing unprecedented computing capabilities, and allowing consolidating heterogeneous applications into a single device with benefits in terms of cost and reuse. Expand
  • 15
  • 3
Multiprocessor DSP scheduling in system-on-a-chip architectures
TLDR
This paper discusses the problem of multiprocessor scheduling for asymmetric architectures composed of a general purpose CPU and a DSP. Expand
  • 44
  • 2
  • PDF
FSF: A Real-Time Scheduling Architecture Framework
TLDR
This paper presents a framework for a scheduling architecture that provides the ability to compose several applications or components into the system, and to flexibly schedule the available resources while guaranteeing hard real-time requirements. Expand
  • 45
  • 1
  • PDF
A Software Stack for Next-Generation Automotive Systems on Many-Core Heterogeneous Platforms
TLDR
The advent of commercial-of-the-shelf (COTS) heterogeneous many-core platforms is opening up a series of opportunities in the embedded computing market. Expand
  • 14
  • 1
  • PDF