We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
A system used to design a 5k mils<sup>2</sup>, 5MIP CMOS micro-processor will be reported. The design includes an hierarchical design language, mixed-mode simulator, and interactive hierarchical decomposition system for layout design. Symbolic layout techniques were used for low level cell designs.
  • 1