P. Anirudhan

Learn More
We address the problem of long cycle time associated with the basic method of optimizing VLSI circuits. We are developing a system which makes it possible to carry out arbitrary changes to Register Transfer Level (RTL) source description of the circuit after a gate-level implementation has been synthesized. The system incrementally updates the gate-level(More)
  • 1