Learn More
A fast and low cost testing technique for core-based system-on-chip, " in Proc. Design of system-on-a-chip test access architectures using integer linear programming, " in Proc. , " Design of system-on-a-chip test access architectures under place-and-route and power constraints, " in Proc. A novel reconfigurable wrapper for testing embedded core-based SOC's(More)
  • 1