Olivier Domerego

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
Two formats for specifying power intent are currently in wide use in the industry today and as designers continue to strive for more power efficient designs new issues arise that need new solutions to improve on today’s standards. This panel will discuss areas for improving today’s power formats and the direction that these formats need to move, in order to(More)
Leakage power management, wireless SoC In this paper we present a leakage management system which takes advantage of the existing clock gating infrastructure. This methodology avoids both RTL and software changes, at the block and chip level. We illustrate this approach with a 65-nm digital base band modem while achieving standby leakage in the 100-uA range(More)
  • 1