Ojas A. Bapat

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
This document talks about the design of a DDR2 Controller for the Tezzaron TSC8200A (Octopus) High-Speed Self-Repairing L3 Memory which is intended for chip stacking applications. The controller is the part of a LEON3 processor architecture. The system consists of three leon processor cores connected to all the peripherals and memory through an(More)
  • 1