Norbert Abel

Learn More
Many of todaypsilas software-to-hardware compiler projects try to find dataflow parallelism in a sequential program description and use it to generate parallel running hardware components. In this paper we present a new possibility to do a parallel description based on the combination of object-oriented programming and dynamically partial reconfiguration.(More)
Although both DPR (dynamic partial reconfiguration) and HLS (high level synthesis) are important future trends regarding hardware design, they develop quite independently. Today's software-to-hardware compilers focus on conventional hardware and therefore have to remove dynamic aspects such as the instantiation of calculating modules at runtime. On the(More)
The Active Buffer project is part of the CBM (compressed baryonic matter) experiment and takes advantage of the DPR (dynamic partial reconfiguration) technology, in which a dynamic module can be reconfigured while the static part and other dynamic modules keep running untouched. Due to DPR, design flexibility and simplicity are achieved at the same time.(More)
8th International Workshop on Reconfigurable Communication-centric Systems-on-Chip a) Source image without noise b) Only Sobel module loaded c) Threshold (1) and Sobel(2) modules loaded a) Source image with noise b) Only Threshold module loaded c) Gaussian (1) and Threshold (2) modules loaded Application: With our industry partner we are working on a(More)
From 11.07.10 to 16.07.10, the Dagstuhl Seminar 10281 “Dynamically Reconfigurable Architectures ” was held in Schloss Dagstuhl – Leibniz Center for Informatics. During the seminar, several participants presented their current research, and ongoing work and open problems were discussed. Abstracts of the presentations given during the seminar as well as(More)
  • 1