Nishant Nerurkar

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
The PA6T core is an out-of-order superscalar implementation of the power architecture. Power efficiency is achieved through micro-architecture, logic, and circuit optimizations. The processor is fabricated in a 65 nm, triple Vt, dual oxide 8 M CMOS process. Worst-case power dissipation at 2 GHz is 7 W.
  • 1