Nirlakalla Ravi

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
In this paper a low power and low area array multiplier with carry save adder is proposed. The proposed adder eliminates the final addition stage of the multiplier than the conventional parallel array multiplier. The conventional and proposed multiplier both are synthesized with 16-T full adder. Among Transmission Gate, Transmission Function Adder, 14-T,(More)
  • 1