Nirlakalla Ravi

Learn More
In this paper a low power and low area array multiplier with carry save adder is proposed. The proposed adder eliminates the final addition stage of the multiplier than the conventional parallel array multiplier. The conventional and proposed multiplier both are synthesized with 16-T full adder. Among Transmission Gate, Transmission Function Adder, 14-T,(More)
In this paper a low power and low area array multiplier with carry save adder is proposed. The proposed adder eliminates the final addition stage of the multiplier than the conventional parallel array multiplier. The conventional and proposed multiplier both are synthesized with 16-T full adder. Among Transmission Gate, Transmission Function Adder, 14-T,(More)
In this paper a new method is proposed to reduce power and area of the array multiplier. In the proposed method vector merging final adder is removed at final stage of the multiplier, at the final stage the generated carry is given to the input of the column of top adder. The adders also do the same what the vector merging final adder can do. The method is(More)
This paper presents C 2 Mos register Pipelined Modified Booth Multiplier (PMBM) to improve the speed of the multiplier by allowing the data parallel. The pipeline registers are designed with two p-mos and two n-mos transistors in series which is C 2 Mos. Wallace multiplier also used to improve the speed of the multiplier with Carry Save Addition.(More)
  • 1