Nicholas Chia-Yuan Chang

Learn More
As the process technology advances into the deep submicron era, interconnect plays a dominant role in determining circuit performance. Buffer insertion/sizing and wire sizing are the most effective and popular techniques to reduce interconnect delay and are traditionally applied to post-layout optimization. As the SIA technology roadmap predicts , however,(More)
A handbook of policy and practice 2012 This handbook is a product of Smart Growth America and the State Smart Transportation Initiative. Smart Growth America is the only national organization dedicated to researching, advocating for and leading coalitions to bring smart growth practices to more communities nationwide. From providing more sidewalks to(More)
  • 1