Learn More
Cache coherence protocol maintains data consistency between different cores / processors in a shared memory multi-core (MC) / multi-processor (MP) system. Coherency can be achieved at the cost of increased miss rate because of invalidations. Coherency misses and the number of signals for maintaining data in consistent state consumes additional time and(More)
  • 1