Ne Kyaw Zwa Lwin

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
We propose an dynamic-voltage-scaling (DVS) non-imprinting Master-Slave SRAM with high speed erase, for low power high secured defense applications. There are three key features in the proposed design. First, the stored data is periodically toggling in the SRAM cell to prevent data imprint, hence our design is highly secured against the unauthorized attack.(More)
Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. The published version is(More)
  • 1