Nataraj Akkiraju

Learn More
We show that the delay slack can be distributed optimally between flip-flops to reduce power in a pipelined interconnect , and such power reduction can be achieved by simultaneous flip-flop and buffer insertion satisfying latency and delay constraints specified at sinks. We develop a dynamic programming algorithm with effective pruning rules and pseudo(More)
  • 1