Nanhan Xiong

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
This paper presents a new Design for Testability (DFT) technique for Current-Mode Logic (CML) circuits. This new technique, with little overhead, using built-in detectors, monitors all gate output swings and flags all abnormal voltage excursions. These detectors cover classes of faults that cannot be tested by stuck-at testing methods only. Circuit(More)
  • 1