Nandini Ramesh Kumar

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
In this paper, a field-programmable gate array (FPGA) based enhanced architecture of the arithmetic coder is proposed, which processes two symbols per clock cycle as compared to the conventional architecture that processes only one symbol per clock. The input to the arithmetic coder is from the bit-plane coder, which generates more than two context-decision(More)
  • 1