Learn More
Title Power-efficient explicit-pulsed dual-edge triggered sense-amplifier flip-flops. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the(More)
In this paper, an integrated electrocardiogram (ECG) signal-processing scheme is proposed. Using a systematic wavelet transform algorithm, this signal-processing scheme can realize multiple functions in real time, including baseline-drift removal, noise suppression, QRS detection, heart beat rate prediction and classification, and clean ECG reconstruction.(More)
This paper proposes a power and area efficient electrocardiogram (ECG) signal processing application specific integrated circuits (ASIC) for wireless body area networks (WBAN). This signal processing ASIC can accurately detect the QRS peak with high frequency noise suppression. The proposed ECG signal processor is implemented in 0.18μm CMOS(More)
In this paper, a miniature low-power Electrocardiogram (ECG) signal processing application specific integrated circuit (ASIC) chip is proposed. This chip provides multiple critical functions for ECG analysis using a systematic wavelet transform algorithm and a novel SRAM-based ASIC architecture, while achieves low cost and high performance. Using 0.18 µm(More)
  • 1