Munir Tarar

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
In this paper a novel user-friendly implementation of an all-digital phase-locked loop (ADPLL) is presented.Its novelty lies in the fact that the very basic functions of the ADPLL are kept in the top module Verilog file.Against the normal design practice, all of the main math functions were implemented using the sub-modules placed outside but called from(More)
  • 1