Mukti Bansal

  • Citations Per Year
Learn More
A novel analogue CMOS design of a cortical cell, that computes weighted sum of inputs, is presented. The cell's feedback regime exploits the adaptation dynamics of floating gate pFET 'synapse' to perform competitive learning amongst input weights as time-staggered winner take all. A learning rate parameter regulates adaptation time and a bias enforces(More)
  • 1