Mugil Vannan

  • Citations Per Year
Learn More
SoC designs with full-scan architectures rely on test vectors generated from an ATPG tool like Synopsys Tetramax for fault coverage and diagnosis. But the partial and non-scan devices rely heavily on functional test patterns for the test coverage. The functional test vectors use internal BIST techniques like signature analysis using LFSR for the detection(More)
  • 1