Learn More
A 20-way set associative 20MB energy efficient L3 this paper. The design uses 0.2119um<sup>2</sup> cell and is manufactured in the 32nm second generation of high-K dielectric metal gate process with 9-copper layers. The power efficiency was achieved by employing advanced power saving schemes and effective Vccmin design techniques. The proposed L3 cache(More)
  • 1