Mohammad A. Naal

Learn More
This paper proposes a suitable on-line testing technique during the synthesis of complex electronic structures. On-line testability is addressed by exploiting time redundancy in the scheduled data flow graph. On-line testability constraints are taken into account at the scheduling and allocation tasks. The technique implements non-concurrent;(More)
  • 1