Minehiko Tateno

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
In this paper, a low-power, low-offset analog latch is proposed. A stacked analog latch and a novel offset cancellation technique were combined to achieve low-power and low-offset analog latch. Circuit simulations demonstrated that power dissipation could be reduced by 35% in comparison with using a conventional offset cancellation technique. A test chip(More)
  • 1