Mikko Selkälä

Learn More
—Concurrent testing of the cores in a core-based system-on-chip reduces the test application time but increases the test power consumption. Power models, test architecture design, and scheduling algorithms have been proposed to schedule the tests as concurrently as possible while respecting the power budget. The commonly used global peak power model, with a(More)
  • 1