Michael Badamo

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
To enable performance improvements in a power-efficient manner, computer architects have been building CPUs that exploit greater amounts of thread-level parallelism. A key consideration in such CPUs is properly designing the on-chip cache hierarchy. Unfortunately, this can be hard to do, especially for CPUs with high core counts and large amounts of cache.(More)
  • 1