Learn More
This paper demonstrates an alternative to the conventional wisdom that microprocessors require a flat impedance spectrum across a broad range of frequencies in order to deliver maximum operating frequency. Delivering this impedance requires large amounts of on-die capacitance. We show through extensive analysis techniques that proper co-design of the clock(More)
In this paper, we present an empirical approach for the validation of the power supply impedance model. The model is widely used to design the power delivery for high performance systems. For this purpose, several silicon wafers of the Pentium/sup /spl reg// III and Pentium/sup /spl reg// 4 processors were built with various amount of decoupling. The(More)
In this paper, we present the design approach and an empirical validation of the power supply decoupling network with particular emphasis on on-die capacitance. The impact of die decoupling on core performance for the 0.18 micron version of the Pentium/spl reg/ 4 has been presented previously (T. Rahal-Arabi et al, VLSI Circ. Symp. Dig. of Tech. Papers, pp.(More)
In this paper, we show that it is necessary to include the distributed effects of the power grid to accurately model the power supply noise for high frequency microprocessors. We show that high frequency resonances can be entirely missed if such effects are not modeled. Finally we prove the theory with experimental validation on the 90 nm Pentium/spl reg/ 4(More)
As the development of depth acquisition techniques, in recent years, depth cameras achieve to obtain depth maps in real time. In this work, by using a single depth camera, we propose a method to transfer 3D motion of a performer to another character (avatars or other human characters). We capture the motion of a performer by a Kinect camera, which outputs(More)
In this paper, we demonstrate that it is possible to design circuits insensitive to power supply noise at frequencies in the range of 200 MHz to 500 MHz. We show that by using proper filter design at the beginning of the clock distribution network we increase the clock to data tracking and mitigate the impact of power supply noise on maximum operating(More)
  • 1