Learn More
A design step transforms a specification into an implementation and may take place on several levels of abstraction. If we want to formally capture the design step in order to reason about its correctness we need on the one hand formal VHDL semantics capturing the static and dynamic aspects of the VHDL simulation model. On the other hand, we need special(More)
Canine multi-centric B-cell lymphoma shares similarities with diffuse large B-cell (Non-Hodgkin's) lymphoma (NHL) in people. In people with NHL, lymphopenia at diagnosis and first relapse and neutrophil/lymphocyte ratio (N:L) > 3.5 are negative prognostic factors for survival. The objective of this study was to determine if lymphocyte concentration at(More)
Reasoning about properties of hardware behuviour needs u formal method. The more this process can be nu'chan-ized the more practicable is it. In this paper, basic concepts qf u special verification system for the formal ver~ji-cation of digital circuits are presented. Higher-order Logic serves as the formalist to define the underlying theory. 1:(More)
Several hardware compilers on the market convert from so-called RT level VHDL subsets to logic level descriptions. Such models still need clock signals and the notion of physical time in order to be executable. In a stage of a top-down design starting from the algorithmic level, register transfers are considered, where the timing is not controlled by clock(More)