Learn More
A design step transforms a specification into an implementation and may take place on several levels of abstraction. If we want to formally capture the design step in order to reason about its correctness we need on the one hand formal VHDL semantics capturing the static and dynamic aspects of the VHDL simulation model. On the other hand, we need special(More)