Masaki Kumanoya

Learn More
Dual clock scheme, where master clock (CLKM) and output clock (CLKO) are applied to a SDRAM with different phase, is proposed to achieve very fast access time without area / power penalty. A circuit technique to adjust the different phase between dual clocks is described. This scheme in conjunction with 2-bit prefetch architecture enhances operating clock(More)
  • 1