Mark Drapa

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
For the first time, by using a novel multiple individual bank sensing/writing and a memory bank interleave design, we demonstrate a double date rate 2 (DDR2) DRAM like interface phase-change memory (PCM) for M-type storage class memory applications . The write and read bandwidth is equal to 533MB/s, and the random read latency is 37.5ns, while the write(More)
  • 1