Marek Tudruj

Learn More
New architectural solutions for parallel systems built of bus-based shared memory processor clusters are presented. A new paradigm is proposed for interprocessor communication, called communication on the fly. With this paradigm, processors can be dynamically switched between clusters at program run-time to bring in their caches data that can be read by(More)
The paper presents an analysis of the suitability of the architecture of dynamic SMP clusters with communication on the fly for massively parallel fine grain numerical computations. It is assumed that the proposed architecture is implemented using the highly modular "system on chip" and "network on chip" technology. This technology is considered to provide(More)
This paper concerns numerical computations in a new shared memory system architecture oriented towards systems on chip technology. Dynamically reconfigurable processor clusters which adjust at program run-time to computation and communication requirements of programs and a new data exchange method between processors - called "communication on the fly" are(More)
The paper presents how parallel program execution control based on monitoring of global application states can be used to co-ordinate workflow execution. Special control processes called synchronizers construct consistent application states based on state messages coming from constituent workflow activities. The synchronizers compute control predicates on(More)
This paper shows how to organize dynamic workflow execution control based on predicates computed on internal global states of activities. Such paradigm has been implemented using special control processes called synchronizers. The proposed ideas extend the ordinary task and application workflow schemes by providing dynamic functional features. The proposed(More)
The paper presents a new architecture for systems based on run-time reconfigured shared memory processor clusters meant for implementation using network on chip technology. Clusters constitute local data exchange sub-networks, which dynamically connect processors with shared memory modules. The sub-networks enable exposure of data from one processor's data(More)